. The as-grown Si p þ in þ structures were synthesised using solid source molecular beam epitaxy, incorporating B and P d-doped layers. Both structures have shown thermal stability after 1 min post-growth anneals up through 6758C and the PVCR improves to 2.8 for a 5758C 1 min anneal.
Introduction: A driving force in electronic device research has been increased functionality and density with reduced energy losses. One of the techniques proposed for meeting these goals has been the employment of tunnel diodes integrated with conventional transistors to form compact and low-power memory, logic and mixed-signal circuits. Considerable progress has been made in the area of Si-based resonant interband tunnel diodes (RITDs). Discrete RITDs have been reported that have a peak-to-valley current ratio (PVCR) greater than 6 [1] , peak current densities (PCD) greater than 218 kA/cm 2 [2] , and voltage swings, V s , greater than 560 mV [3] . All of these devices have features in common: 1) the electron tunnelling occurs between bound states in the valence band and the conduction band created by highlydoped layers formed by d-doping; 2) a spacer layer between the two d-doped layers which includes Si 1-x Ge x to reduce the bandgap and reduce the out-diffusion of dopants from the B d-doped layer; 3) epitaxial growth at low temperature to reduce both the diffusion of dopants and the segregation of constituents during the growth; and 4) a post-growth anneal to reduce the effect of point defects which occur due to the low temperature epitaxial growth.
In particular, room temperature RITD performance has been shown to be sensitive to Ge concentration [4] , the width of the spacer layer [5] and to the temperature of the post-growth anneal [1, 3, 4] . In spite of the narrow process windows, SiGe RITDs have been successfully integrated with both complementary metal oxide semiconductor (CMOS) transistors [6] and heterojunction bipolar transistors (HBT) [7] to form elementary logic circuits. The ease of integration of the RITD would be enhanced if they could be fabricated using only Si, without the added complication of the critical thickness constraints and residual strain of SiGe spacers or the requirement of post-growth anneal. In this Letter, we report the formation of discrete Si RITDs that are designed and fabricated so that neither a Ge alloy layer nor a post-growth anneal is required to obtain a Si tunnel diode suitable for integration. In addition, the thermal stability of the Si-RITDs are investigated in the temperature interval 500 to 6758C, since the devices may be exposed to these temperatures during integrated circuit fabrication, such as the formation of ohmic contacts.
Experimental: Two device structures were investigated, shown in 
/cm
2 , 3208C substrate temperature for the low temperature epitaxial growth, and a 6 nm intrinsic Si tunnel spacer width. The nominal 6 nm spacer width was chosen for ease of electrical testing, with the knowledge that the results could be directly applied to devices with much thinner barriers for RF applications or much wider barriers for memory applications. The n þ and p þ doping concentrations were 5 Â 10 19 /cm 3 . The elements differentiating the two structures studied occur after the deposition of the primary P d-doped layer. In structure 'A' the substrate growth temperature is maintained at 3208C to minimise the P segregation and B diffusion. The top contact layer is comprised of three additional P d-doped layers separated by 2.5 nm n þ Si followed by a 17.5 nm n þ Si layer to minimise the series resistance at the top contact. In structure 'B' the substrate growth temperature is maintained at 3208C while growing 5 nm of nominally undoped Si to trap the segregating P. The substrate temperature is raised to 5508C (without growth for 3 min) and 70 nm of additional undoped Si is grown. This technique exploits the fact that the surface segregation of P increases by more than an order of magnitude in raising the substrate from 320 to 5508C [8] , and effectively sweeps the excess P to the growing surface, sharpening the P d-layer below and providing a low resistance surface contact layer. Devices were fabricated using standard lithographic techniques. Ti/Au dots formed the front contact along with a Ti/Au backside contact. The RITDs were mesa (18 mm diameter) isolated. 
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Fig. 1 Schematic diagrams of simplified RITD structures
RITD 'A' was designed to minimise dopant segregation and diffusion during growth and reduce contact resistance by employment of multiple P d-doping layers RITD 'B' was designed to exploit P surface segregation during growth to sharpen P d-doping and reduce the contact resistance
Results and discussion: The room temperature current -voltage (I-V ) characteristics of the as-grown RITDs are presented in Fig. 2 . On each sample the device-to-device variation in measured current was less than 20% and the variation in the PVCR was less than 10%. The asgrown RITD 'A' a has a PVCR of 2.1, PCD of 0.92 kA/cm 2 , and V s of 0.5 V, while as-grown RITD 'B' has a PVCR of 2.5, PCD of 1.5 kA/cm 2 , and V s of 0.5 V. This is the first report of an as-grown RITD, using P as the n-type dopant, having negative differential resistance (NDR). It must be noted that Jorke et al. [9] in their study of the forward-bias characteristics of Si bipolar junctions observed NDR in an as-grown p þ in þ mesa diode with a 5 nm intrinsic spacer, where the n þ Sb-doped emitter layer (N Sb ¼ 10 20 /cm 3 ) was grown at 3258C. Its room temperature I-V characteristic demonstrated a PVCR of 2.2, PCD of 0.65 kA/cm 2 , and V s of 0.5 V. However, Sb is notoriously difficult to incorporate into the Si lattice, having a surface segregation ratio more than 10Â larger than P in this temperature range [8, 10] , and so P is more suitable as the n-type dopant for integrated circuit fabrication. Since the goal of this investigation is to design a Si RITD that can easily be incorporated into an integrated circuit, we have determined the thermal stability of each epitaxial structure by subjecting it to a 1 minute anneal at a temperature, T, which ranged from 500 to 6758C (Fig. 3) . Both samples show a maximum PVCR after a 1 min anneal at 5758C with samples 'A' and 'B' reaching 2.7 and 2.8, respectively. The PCD increased steadily with anneal temperature. The increase in the PVCR is due to the reduction of the excess current from the annealing out of some of the point defects. The increase in the PCD of sample 'A' is most likely due to the point defect-assisted diffusion of B, effectively reducing the barrier width. After the 6758C anneal, sample 'A' had a PCD of 3.1 kA/cm 2 and sample 'B' had a PCD of 2.2 kA/cm 2 , both had a PVCR . 2. Thus, both RITD designs have a sufficient thermal budget to withstand an integrated circuit fabrication process such as silicide formation, to be performed after the growth. RITDs were designed and fabricated using MBE. The simplified designs of both RITDs do not employ SiGe alloys nor do they require a post-growth anneal. The electrical characteristics of both RITDs are very similar. However, structure 'B', which employs a final growth temperature of 5508C, has a higher PVCR and a PCD that shows less variation with temperature, and hence should be easier to incorporate into an integrated circuit design.
